RTL2GDSII: Using CCD Optimisation to Harden Processor Cores to 1GHz

Physical Implementation Aug 16, 2016 12:26:22 PM

INTRODUCTION

Many challenges arise when implementing high performance ip cores.  One of these is how to effectively skew the clock tree to enable efficient slack borrowing from neighbouring stages in a register-based.

Subscribe to Email Updates

New Module

Add content here.